



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/003,078	11/02/2001	William Schwartz	2070.005700/P6773	5325
23720	7590	06/16/2004	EXAMINER	
WILLIAMS, MORGAN & AMERSON, P.C. 10333 RICHMOND, SUITE 1100 HOUSTON, TX 77042			DALEY, CHRISTOPHER ANTHONY	
			ART UNIT	PAPER NUMBER
			2111	
DATE MAILED: 06/16/2004				

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)
	10/003,078	SCHWARTZ, WILLIAM
	Examiner Christopher A Daley	Art Unit 2111

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 02 November 2001.  
 2a) This action is FINAL.                            2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 21 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 1-21 is/are rejected.  
 7) Claim(s) \_\_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) Notice of References Cited (PTO-892)  
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  
 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
 Paper No(s)/Mail Date \_\_\_\_\_

4) Interview Summary (PTO-413)  
 Paper No(s)/Mail Date. \_\_\_\_\_  
 5) Notice of Informal Patent Application (PTO-152)  
 6) Other: \_\_\_\_\_

## **DETAILED ACTION**

**Claims 1 – 21 have been examined.**

### **DRAWINGS**

1. The drawings are objected to under 37 CFR 1.83(a) because they fail to show the in rush current controller details as described in the specification. Any structural detail that is essential for a proper understanding of the disclosed invention should be shown in the drawing. MPEP § 608.02(d). A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

### ***Claim Rejections - 35 USC § 102***

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1-4, 7-11,13-16,19-21 are rejected under 35 U.S.C. 102(b) as also being anticipated by Klein et al (US6138194) herein referred to as Klein.
3. As to claims 1, 7,13,19,20, and 21 Klein discloses a method and system comprising of a means for detecting a device being inserted into a system, and the means of blocking delivery of an electrical signal to the inserted device for a first pre-selected duration of time (204 of Figure 2, Column 4, lines 26- 40, wherein an optical card detector 210 Figure 2 detect the insertion of a card and generates a card detect signal 216 Figure 2 for the card controller. This controller subsequently generates a slot disable signal 218 of Figure 2. With the slot disable signal asserted, the signals of the card is isolated from the system bus by the isolation buffers, pass transistors. The PCI cycle time governs the pre-determined duration 608 Figure 6).
4. As to claims 2, 8, and 14 Klein discloses a means and a system of preventing delivery of electrical power to the inserted device for a pre-selected duration of time. (Column 4, lines 11- 14, 53-56, wherein said slot disable signal also causes the inrush limiter and switch 206 of Figure 2 to remove power from the card 204 of Figure 2).

5. As to claims 3, 9, and 15 Klein discloses a means and a system of passing at least a portion of the electrical power to the inserted device after a pre-selected duration of time. (Column 4 line 66 – column 5 line 3, during a time duration when the master CPU system 100 of Figure 1 is competing a transaction that involves the affected card).

6. As to claims 4, 10, and 16 Klein discloses a means and a system of progressively increasing the level of current delivered to the inserted device after a pre-selected duration of time. (Column 4, lines 56 -58, step 610 Figure 6. The Inrush limiter's function is to modulate the current increase to ensure proper power supply functioning).

***Claim Rejections - 35 USC § 103***

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 5, 6, 12, 17 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Klein (US6138194), and further in view of Appleton (WO0182034).

8. As to claims 5, 6, 12, 17, and 18 Klein does not teach a means of blocking a first electrical signal/power from being delivered to a first portion of the inserted device for a first pre-selected time duration, and for blocking a second electrical signal from being

delivered to a second portion of the inserted device wherein the first time duration is greater than the second time duration. However, Klein states that the invention is not limited to the embodiment shared. (Column 3, lines 35 – 43). Appleton teaches of a card that has a plurality of sub-circuits that need to be powered up at different times to stay below a pre-determined threshold of total current (page 2, lines 1-6). Appleton teaches a means and system of blocking a first electrical signal/power (16 of Figure 1) from being delivered to a first portion of the inserted circuit (7 of Figure 1) for a first pre-selected time duration (11 of Figure 1), and for blocking a second electrical signal/power (16 of Figure 1) from being delivered to a second portion (2 of Figure 1) of the inserted device wherein the first time duration is greater than the second time duration. It would be obvious to one skilled in the art at the time of the invention to combine the teachings of Klein and Appleton in order to allow for the support of a card that contains a plurality of sub-circuits that need power sequencing to support PCMCIA specifications (Page 1 lines 16 – 23, and page 2 lines 8 – 12).

## CONCLUSION

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christopher A Daley whose telephone number is 703 605 4214. The examiner can normally be reached on 9 a.m. – 4 p.m.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 703 305 4815. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

AP

CAD



**TIM VO**  
**PRIMARY EXAMINER**